Novel Hierarchical Test Architecture for SOC Test Methodology Using IEEE Test Standards
نویسندگان
چکیده
SOC test methodology in ultra deep submicron (UDSM) technology with reasonable test time and cost has begun to satisfy high quality and reliability of the product. A novel hierarchical test architecture using IEEE standard 1149.1, 1149.7 and 1500 compliant facilities is proposed for the purpose of supporting flexible test environment to ensure SOC test methodology. Each embedded core in a systemon-a-chip (SOC) is controlled by test access ports (TAP) and TAP controller of IEEE standard 1149.1 as well as tested using IEEE standard 1500. An SOC device including TAPed cores is hierarchically organized by IEEE standard 1149.7 in wafer and chip level. As a result, it is possible to select/deselect all cores embedded in an SOC flexibly and reduce test cost dramatically using star scan topology.
منابع مشابه
SoC Test : Trends And Recent Standards
The well-known approaching test cost crisis, where semiconductor test costs begin to approach or exceed manufacturing costs has led test engineers to apply new solutions to the problem of testing System-On-Chip (SoC) designs containing multiple IP (Intellectual Property) cores. While it is not yet possible to apply generic test architectures to an IP core within a SoC, the emergence of a number...
متن کاملIntegrating Reusable Cores from Multiple Sources Is Essential in System-on-a-chip Design. the Authors Present a Hierarchical Methodology for Testing These Cores and the Integrated System
0272-1732/02/$17.00 2002 IEEE The advent of the core-based system-on-a-chip (SOC) and reuse methodologies enables integration of cores from different sources into a single chip. Compared with the traditional multichip system on a board, SOCs offer benefits including higher performance, lower power consumption, smaller size, and so on. Different types of cores are usually incorporated into a s...
متن کاملTest Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip
We describe an integrated framework for system-on-chip (SOC) test automation. Our framework is based on a new test access mechanism (TAM) architecture consisting of flexible-width test buses that can fork and merge between cores. Test wrapper and TAM cooptimization for this architecture is performed by representing core tests using rectangles and by employing a novel rectangle packing algorithm...
متن کاملOptimisation and Control of IEEE 1500 Wrappers and User Defined TAMs
With the adoption of the IEEE 1500 [1] Standard, the opportunity exists for System on Chip (SoC) designers to specify test systems in a generic way. As the IEEE 1500 Standard does not address the specification and design of the on-chip Test Access Mechanism (TAM), considerable effort may still be required if test engineers are to optimise testing SoCs with IEEE 1500 Wrapped Cores. This paper de...
متن کاملDesign and Optimization of Test Architecture for IP Cores on SoC Based on Multi-objective Genetic Algorithm
For system-on-chip (SoC) test based on IP cores integration reuse, the IEEE 1500 Standard has given specific testing architecture. In this paper, we aim at building controllable test architecture for IP cores on SoC based on IEEE 1500 Standard. The technique applied is referred to as test control switch which is configured to the Wrapper of IP cores. We design a switch control register (SCR) to...
متن کامل